Abstract-The research on noninvasive incipient fault diagnosis of power converters is very critical to avoid strenuous periodic checkups and costly interruptions. In many of the research studies, on-state resistance of power MOSFETs is identified as the fault precursor, and suggested to be monitored online for prognosis. In this paper, a condition monitoring algorithm is proposed for power MOSFETs of interleaved converters and integrated with the conventional current loops. The proposed technique utilizes on-state resistance information of the switches to adjust the current reference of each interleaving leg. In addition, a pulse-width adjustment method is proposed to avoid one current sensor and current-control loop. With the proposed scheme, the thermal stress on the aged device can be reduced, and the overall lifetime of the converter can be extended. The proposed approach is verified on two-leg interleaved converters both in simulation and experimentally.
I. INTRODUCTION

I
N recent years, the topic of fault prognostic analysis for power converter systems has been extensively studied. In these studies, the reliability of semiconductor switches has been identified as the most critical in evaluating the overall system's reliability [1] , [2] . In addition, the dependence of switch reliability on the operating conditions has been widely discussed in the literature. It has been shown that the temperature swing resulting in extrinsic failure can have severe impact on the total lifetime of the switch [3] . Mainly, two types of package related failures are observed in the literature, namely the bond wire related failures, i.e., cracks and liftoff, and cracks and delamination on the die attach solder [4] , [5] . Under low-frequency switching thermal stress, the electromechanical stress is mainly on the die solder attachments of discrete power MOSFETs. The precursor for this type of failure has been identified as increased on-state resistance [3] , [6] .
Many efforts have been devoted to more reliable systems, which can continue to operate in the case of failure through fault-tolerant converters. A through survey on fault-tolerant converters has been presented in [7] . The simplest way to ensure the maximum reliability for the power converter is to include redundant switches but this approach is expensive [8] , [9] . Another way to achieve the fault-tolerant operation is through using multilevel converters [10] . Having redundant switching states, it is possible to continue operating under degraded operation, such as high total harmonic distortion, without adding redundant switches and/or legs. However, majority of the studies change the control/switching scheme after the fault occurs.
With the recent reports on the degraded switch behavior and identified fault precursors, such as increased on-state resistance, it is reasonable and possible to further extend the converters lifetime in mission critical applications by changing the modulation/switching scheme such that power loss on the degraded switch can be reduced. By doing this, the thermal stress on the degraded switch can be shifted to the ones that are in better condition. Under such operating condition, it is apparent that remaining, so called "healthy," switches will be stressed more, which would cause them fail earlier than expected. Nevertheless, by maintaining thermal relief on the degraded devices, the lifetime of the overall converter can be extended as failure of a single switch would induce more thermal stress on the remaining switches and cause a sudden failure unless the switches are sized to carry the whole output power. This approach is reasonable as failed converter itself is replaced rather than the faulty switches. However, not much research was found on the topic of switch life extension schemes.
Majority of the work done on life extension strategies are on controlling the junction temperature that prevents the maximum junction temperature to exceed maximum continuous temperature limit defined by the manufacturer, which can cause a sudden failure. In [11] , an adaptive thermal management technique using modified space vector modulation in three-phase three-level neutral point clamped inverter topology for wind power converter has been proposed. The major focus of this technique is to select the next space vector based on the IGBTs estimated junction temperature in the previous cycle so as to keep the thermal stress lower on the aged IGBT. In this strategy, thermally stressed switch is not operated, and the same terminal voltage is applied by using the redundant switching states without increasing the switching events. A life-extension case study and further discussion to the same idea have been presented in [12] - [14] .
In this paper, an active life extension strategy is proposed for multileg or interleaved converters. Interleaved converters offer several advantages like power scalability, higher power density, and smaller component size etc. [15] . Traditionally, the interleaving legs are sized for 1/n times the output power with adequate margin in order to achieve the aforementioned advantages, where n denotes the number of interleaving legs. For high-reliability operation, the conventional approach requires that each component should at least be able to handle twice the power of a single leg, which impairs the gained benefits of using this topology. To maintain higher power density and lower cost at greater reliability, a thermal management algorithm can be developed as in [16] and [17] , where case temperature information of the switches has been used to calculate the losses of each switch. The loss distribution is then optimized at each step to extract the highest efficiency out of the system. Although this approach provides minimized overall losses, it does not guarantee to extend the lifetime of the degraded switch.
In this study, first a unique remaining useful lifetime (RUL) extension algorithm based on monitoring the on-state resistance is proposed as shown in Fig. 1 . Then, this controller is integrated with regular current loops of the converters. According to the difference between the increase in on-state resistances of the switches for a given temperature value, the current share ratio for each converter leg is determined such that the thermal stress on the degraded switch is shifted to switches in the remaining legs. It should be highlighted that even though the proposed technique has been demonstrated for power MOSFETs in this paper, it can also be applied to IGBTs as collector-to-emitter voltage is identified as the fault precursor in the literature [18] . Within the content of this paper, the impact of the thermal swings is analyzed based on data collected from the laboratory built test bed and verified with the Coffin-Manson end-of-life time equation. The thermal modeling is briefly explained, and the proposed concept has been demonstrated for interleaved converters using thermal impedance models in PLECS software. The concept is then experimentally verified.
II. THERMAL SWING IMPACT ON POWER MOSFETS
Thermal swing is a widely referred failure accelerator mechanism. For thermal aging, the failure precursor has been identified as on-state resistance in the existing literature. In this paper, some of the collected experimental data using the custom built setup is recalled to show the effect of thermal swing and mean temperature on power MOSFETs. The readers are referred to [6] for the details of the designed accelerated aging test bed. The junction temperature is estimated by multiplying the power loss and thermal impedance, and summing it with the case temperature. The thermal impedance is found at the beginning of the aging process and assumed constant throughout the aging. The on-state resistance variations under different thermal swing amplitudes on IRFP340 power MOSFETs are shown in Fig. 2(a) . The switches are degraded under three different thermal conditions, which are 1) ΔT j = 160
• C, T j max = 240
• C, at drain current of 5.2 A. As it can be seen from Fig. 2 , some of the switches degrade at different levels even though the same thermal cycling is applied. There are two possible reasons for this: 1) Differences in the device manufacturing process. The deficiencies in this process can start the crack/void propagation earlier/later than the others. 2) Since the thermal impedance is assumed to be constant, the junction temperatures would be a few degrees higher for the ones that start to age earlier. This causes more power loss and accelerates the aging. Nevertheless, the presented results are in accordance with the other studies presented in the literature [19] .
The end of life (EOL) of a power device can be modeled by the well-known Coffin-Manson model as given in (1), even though it has some shortcomings as it only considers the amplitude of the junction temperature ΔT j and the mean temperature T m [4] , [18] :
E a and k denote the thermal activation energy and Boltzmann constant in (1), respectively, while A and δ are the empirical constants. The EOL of the switches can be determined by analyzing the zoom-in profile of on-state variation given in Fig. 2(b) . This logarithmic plot exhibits an exponential variation up to a certain value in the degradation process. Here, EOL is defined as 50 mΩ (12%) deviation from its initial on-state resistance value which is chosen as the lowest threshold value after exhaustive experiments for safety critical applications.
In order to find the empirical constants in (1) for the aged MOSFETs, the results of two different test conditions are evaluated, which are expressed as
Taking the natural logarithm of (2) and (3) yields
Thus, δ is found as
The empirical constant A can be found by substituting (6) into (2) as
where
By using test conditions ΔT j 1 = 130
• C, N f 1 = 2410, and ΔT j 2 = 160
• C, T j max2 = 240 • C N f 2 = 750, the empirical coefficients for δ and A are calculated as −5.2776 and 4.9283 × 10 13 , respectively. The found empirical coefficients are validated using a third test condition, ΔT j = 140
• C, T j max = 220
• C, and comparing the calculated EOL value with the experimental results. The calculated N f is 1586 cycles for this case, whereas the actual experimental data suggests 1430 cycles. For more accurate result, advanced models taking the physical measures such as bond-wire diameter, etc., should be utilized. Even though the calculated result based on the simple model proposed in [20] does not perfectly match with the experimental data, it provides an insight on the range of N f .
In order to illustrate the lifetime extension by reducing the thermal stress on the aged device, another switch has been thermally cycled with ΔT j of 180°C for 150 cycles. After 150 cycles, the thermal swing amplitude has been reduced to 140°C. The resultant degradation curve is presented in Fig. 3 . Following the degradation behavior, it is found that the switch would reach EOL at 371 cycles if thermal swing had been kept at 180°C. By reducing it to 140°C, the lifetime is extended to 914 cycles. The remaining lifetime with respect to thermal swing amplitude and corresponding EOL can be approximately calculated by Palmgren-Miner linear damage accumulation rule as [21] - [24] :
where n represents the number of different thermal swing amplitudes experienced by the switch, N n denotes the number of thermal swings experienced at thermal swing amplitude n, and N EOL,n is the EOL found by the Coffin-Manson model for thermal swing amplitude n. The thermal cycles can be counted by rainflow-count algorithm [25] , [26] . For verification purposes, remaining lifetime of the switch given in Fig. 3 , is tested using (9) . The mean junction temperature was 180°C. The EOLs found from Coffin-Manson are given as
The remaining lifetime is calculated from (9) using the EOLs given in (10) and (11) . The estimation error is calculated as 4.8% with respect to the experimental results. The PalmgrenMiner linear damage accumulation rule together with rainflowcounting algorithm can be used to estimate the lifetime extension in real time.
III. INTERLEAVED CONVERTERS
A. Conventional Design
An interleaved converter consists of multileg modules with each leg being driven 360°/n out of phase to the other. In this paper, a two-phase interleaved converter is considered for the sake of simplicity. In two-phase interleaving converters, the switches S 1 and S 2 are always operated 180°out-of-phase for ripple cancellation. Due to the interleaving technique, the input ripple is either completely or partially cancelled depending upon duty cycle ratio. Equation (12) gives the normalized input current ripple, K as a function of duty cycle for continuous-conduction mode (CCM) operation. This reduction allows using lower inductance, suggesting reduced inductor volume. Similarly, the peak rms capacitor current is also reduced to half in interleaved converters which improves the overall system reliability [27] - [29] :
As the switch starts to degrade, the on-state resistance R ds,on starts to increase as reported in Section II. Although the highest efficiency is achieved when the current is shared equally among the interleaving legs, the degraded switch would cause more losses as R ds,on increases. This also thermally stresses the degraded switch which accelerates the fatigue progress. The conventional approach to mitigate this problem is to adequately size the components of each leg large enough so that one leg can sustain the total power transfer when one of the legs fails. This approach can provide maximum reliability at the expense of reduction in power density and higher overall cost of the system.
B. Proposed Method 1: Modified Double-Loop Controller
In order to mitigate the thermal stress on the degraded switch, the proposed design includes a RUL extension loop that is intended to extend lifetime of the converter. The RUL extender measures the on-state resistances of each switch and determines the power share ratio between the legs of the converter by evaluating the measured resistances. Fig. 4 shows the simplified diagram of the proposed structure for dc/dc converters. The main control loop is identical to the conventional one. The voltage loop generates the reference current value. However, instead of controlling the total input current, the inductor currents are independently controlled in the proposed method. The reference current values are obtained by the RUL extender. Considering that on-state resistance is a precursor for switch's health state, the RUL extender generates a ratio in favor of equalizing the ΔR ds,on 2 of all switches, which is then multiplied by the total input current reference. The current split ratio can be determined based on the desired reliability level of the application. In this paper, it is selected according to the difference between on-state resistances such that degraded switch current is reduced by 2.5% of the total load demand per 1 mΩ difference, which is in fact a proportional controller. Thus, the current supplied by the first switch will be
The current reference of the second leg becomes
In Fig. 5 , the two-leg interleaved PFC boost converter with integrated RUL extension loop is shown. The control loop of PFC works in similar way as in conventional. Different than the conventional double loop structure, the generated input current reference is assigned to dedicated controllers of interleaving legs according to the ratio calculated by the RUL extender. The proposed method requires two phase current sensors in order to control the currents of interleaving legs individually. Thus, two shunt resistors together with the signal conditioning hardware are required instead of sensing only negative rail current as in conventional approach.
C. Proposed Method 2: Pulse Width Adjustment
In order to eliminate the additional current sensor required in the approach presented in Section III-B, another method based on sensing the negative rail current is presented here. As the input and output voltages are common, duty cycles of the switches are very close at steady state. However, there would be a slight difference between the duty cycles to alter the currents in the interleaving legs. At steady state, the voltage conversion ratios of the inductors should be equal to each other. When duty cycle of one of the switches is slightly decreased, the current on that switch starts to decrease as less voltage is applied to the inductor when the switch is on. Decreased switch current causes less voltage drop across the switch, while increased current on the other switch causes more voltage drop. The output voltage slightly decreases and a new equilibrium point is achieved such that the volt-seconds applied to the inductors, when the switches are ON and OFF, become equal. The illustration of this operation is given in Fig. 6 .
In order to find out the relation between the duty cycle and phase currents, the volt-seconds of the inductors within the switching cycles are analyzed for CCM operation. When the swit ch is ON, the input voltage is equal to the sum of the voltage drop across the inductor and the on-state resistance of the switch, and when the switch is OFF, the inductor voltage is equal to the difference between the output and input voltages
Simplifying (15) yields to
The inductor current can be replaced by output voltage and output resistance as
which yields to
For two-phase interleaved converters, the voltage-second equation can be extracted for each interleaving inductor, resulting in the two sets of equation. The total output resistance can be expressed as the sum of the virtual output resistances seen at each interleaving legs. Virtual output resistance of the second leg can be expressed as
' The on-state resistances and duty cycles of each leg are independent from each other, yet, the input and output voltages are common variables. By substituting the V o /V in , (18) can be used to derive the relation between the two legs as
(20) Equation (20) can be written as a second-order equation as
The virtual output resistance of the first interleaving leg is found by solving (21) as
Equation (25) 
As output voltage is the same for both legs, the power ratio among the legs can be found through the ratio of the inverse of the virtual resistances. By using (25) , (26) , the output power ratio in two-phase interleaved dc/dc converter with the following parameters: V in = 40 V, V o = 160 V, P o = 250W, are given in Fig. 7 , under two operation conditions: 1) with respect to R ds1 variation when d 1 = d 2 , and R ds2 = 0.2, 2) with respect to d 1 variation when R ds1 = R ds2 and d 2 = 0.75. The figures given in Fig. 7 are combined to illustrate the duty cycle versus corresponding power ratio among the phases at various on-state resistances in Fig. 8 . In practice, this can be either 1) integrated in a look-up table or 2) computed online.
The block diagram of the implementation of the pulse-width adjustment method is given in Fig. 9 . The control loop for power factor correction is employed as in conventional PFC loop. A duty ratio is generated which is the same for both of the switches in conventional approach and phase shifted by 180°. In the presented approach, a compensating duty ratio is generated and added to the duty ratio of one of the switches to alter the current, and, thereby, the power of that specific leg. The compensating duty ratio is found from (25) which requires on-state resistances and output power and voltage information as feedback. It is pertinent that calculating the on-state resistances during the converter operation in the structures sensing only negative rail current is not an easy task. Furthermore, the on-state resistance of a switch increases linearly with junction temperature. Thus, the measured resistances at the start-ups would not match the ones measured during the converter operation; hence, a correction to on-state resistance terms in (25) is required. Since the current split ratio is predetermined by (13) , the average currents of each interleaving leg can be predicted. Using the predicted values, the conduction and switching losses can be calculated and the junction temperature at the desired current split ratio can be estimated. This estimated junction temperature information can be then used to correct the on-state resistance terms used in (25) . The base duty ratio is generated by the conventional PFC loop, and the desired power ratio is determined by the RUL extender.
D. On-State Resistance Measurement
On-state resistance measurement is crucial for the proposed RUL extension algorithm as it is essentially based on the devia- tion of the resistance from its initial value. On-state resistance is a function of current and junction temperature. Thus, ΔR ds,on can be found by comparing on-state resistances at specific current and junction temperatures. The relation between the onstate resistance and current/junction temperature needs to be stored in a look-up table. This relation can be built online when the converter is run for the first time. The minimum required feedback is the case temperature.
1) Junction Temperature Estimation Methods:
The junction temperature cannot be directly measured, but rather estimated by either electrical parameters that are thermally sensitive, or estimated based on the instantaneous power losses. The conventional online junction temperature estimation method is to calculate the losses of the switch and estimate the junction temperature using the thermal impedance model such as the one given in Fig. 10 , and add the generated heat to the case temperature [30] - [32] . In terms of thermal sensitive electrical parameters, the estimation relies on the relation between the junction temperature and electrical quantities that vary linearly with temperature. In this regard, threshold voltage is correlated with junction temperature [33] . Alternatively, the body diode voltage drop or forward voltage of a p-n junction placed next to the FET chip can be monitored to estimate the junction temperature [34] . This method is more reliable as added diode has no relation with the operating voltage and current, and has separate terminals for sensing. It is feasible to achieve near zero-current measurement at the expense of added Si and manufacturing cost.
2) Switch Voltage Sensing: The voltage drop across the switch must be sensed to calculate the on-state resistance. However, the measurement can be trivial as drain to source voltages is equal to the output voltage when the switch is at offstate. For low-voltage applications, a voltage sensor or a voltage divider can be used to interface with the DSP. In high-output voltage applications, this approach can cause low-resolution measurements. To overcome this issue, the voltage sensing circuit included in Fig. 9 , can be utilized [35] . When the switch is turned-off, high voltage across the switch is blocked by the series connected blocking diode. When the switch is ON, the input of the first amplifier becomes V f + V ds,on . The signal is then amplified to twice of its value, which makes the voltage at node "a" equal to V a = 2V f + 2V ds,on . The voltage at node "b" is equal to V b = 2V f + V ds,on . Using a second-differential amplifier, V ds,on can be found as V a − V b .
3) Switch Current Sensing:
In converters with individual current sensors or shunt resistors placed in series with each switch, the switch current can be directly measured, since measured current across the shunt resistor is equal to switch current. However, if only negative rail current is sensed, the switch current cannot be directly measured, and would require different approaches as presented in the following section.
4) On-State Resistance Measurement Methods: a) Continuous monitoring:
In this technique, the switch current and voltage are continuously tracked and instantaneous power losses are calculated at predetermined sampling rate. Using the thermal impedance model, the junction temperature can be estimated. Through evaluating the current and junction temperature information, the measured on-state resistance can be compared to that of healthy switch. This technique requires a 2-D look-up table, as both current and junction temperatures are correlated to estimate the on-state resistance. Furthermore, it is only applicable to converters which have a current sensor for each interleaving leg, such as the case presented in modified double-loop controller. For constant output current applications, junction temperature information can be omitted with proper sequence of data acquisition, as the proposed approach only requires difference of on-state resistance. Once current sharing among the interleaving legs is settled, the first measured on-state resistance can be used as a benchmark to evaluate the increment in on-state resistance.
b) Monitoring at start ups: For applications with frequent start-stop, it is possible to take the on-state measurements at the start ups when the junction temperature is equal to the ambient temperature. As on-state resistance increases over a long period of time as the switch ages, evaluating it throughout long time intervals is a reasonable approach. This approach would require only an ambient thermal sensor or a case temperature sensor, which is already included in many drive/electronic systems. The measurement can be taken at near zero current to eliminate the relation of current with on-state resistance. The look-up table for this approach would be one dimensional which reduces the complexity. Furthermore, it can be applied to the proposed pulse-width adjustment method where only one negative rail current sensor is used, as the measurements are taken at near zero current.
c) Monitoring at zero crossings of current: In ac/dc converters, the leg currents cross zero twice at every fundamental line frequency. The on-state measurements can be taken at these instants to achieve near zero-current measurement to eliminate the current dependence of the on-state resistance. Since input voltage is near zero during zero crossing under unity power factor operation, conventional current sampling, which is usually achieved at the middle of the PWM period, can be maintained.
IV. SIMULATIONS
The simulations are carried out in PLECS software which correlates the electrical losses to the thermal quantities through thermal impedance networks. Therefore, it is important to use real-impedance values to get realistic results. In the simulations, 650-V/13.8-A switches are electrically and thermally modeled. A typical Power MOSFET structure can be represented with Cauer thermal model as in Fig. 10 , representing heat dissipation path from the active channel area to the ambience through multiple layers within the semiconductor. The thermal impedance values of each layer are rarely given in the manufacturer datasheet. More commonly, the effective overall R th and time response τ are provided in the form of Foster Network, which does not have any physical meaning but rather simplifies the calculations. For the chosen switch, the datasheet suggests 1.19 K/W, 0.0053 s as R th and τ . The simulation software correlates the electrical losses with the thermal impedance to calculate the junction temperature. The electrothermal relation of this impedance network, Z th , and the electrical losses is expressed as Z th = T j a P Loss (27) In Cauer thermal model, the last R-C branch represents the thermal impedance of the heat sink. Majority of the power switch manufacturers only specify junction-to-case thermal resistance (R th−j c ) or the max junction-to-ambient thermal resistance (R th−j a ), where heat is dissipated to the ambient through solid metallic surface. Typically, value of R th−j c is fixed with particular casing. For the chosen switch and considering simulation parameters, FA-T220-64E heat sink from Ohmite is selected. Table I gives the estimated values of convection heat transfer coefficient (h) and R th for FA-T220-64E heat sink under different case temperature at T a = 25°C. The heat sink capacitance is intentionally selected low to rise the response time and decrease the simulation runtime.
Under real-life time conditions, the proposed technique can be employed either 1) continuously, 2) after critical EOL is reached. In the first case, the ΔR ds,on 2 of the switches would be forced to be identical by the proposed RUL extender by shifting one interleaving leg's current to the other one. The current split ratio may not be too high as ΔR ds,on 2 uniformity is continuously tracked. In the second approach, on-state resistances of the switches may be greatly different by the time the proposed controller is engaged. In this case, large current split ratio may be observed among the interleaving legs.
The simulation representing the continuous tracking is not easy to demonstrate, as switch degradation versus junction and mean temperatures is not easy to derive without reliable physical models. Thus, the operation and response of the RUL extender is demonstrated with sudden on-state variations, which more likely represents the second condition where controller is engaged after reaching a critical EOL. The ΔR ds,on of first switch was set to 0 mΩ before t 1 , and increased to 2 mΩ at t 1 , 5 mΩ at t 2 , 8 mΩ at t 3 , where t 1 = 6s, t 2 = 12s, t 3 = 16s. Likewise, the ΔR ds,on of second switch is increased to 6, 7, 8 mΩ at the same time intervals, respectively. The input and output voltages are 120Vrms and 390 V, respectively, and the output power is 520 W. The input inductances are 500 μH each.
The waveforms showing the input current, input voltage, and the dc-link voltage are shown in Fig. 11(a) . The PFC converter operates at unity power factor, and dc-link voltage has a voltage ripple oscillating twice the line frequency. In Fig. 11(b)-(d) , the zoom-in profiles of input and inductor currents during transitions are shown. As the ΔR ds,on of S 2 increases, the RUL extender loop forces more current through S 1 as shown in Fig. 11(b) . The rms current of the first inductor increases from 2.15 to 2.5 A, while second inductor current reduces from 2.15 to 1.80 A. The current variation for other transitions can be observed similarly.
In Figs. 12 and 13, the total power losses and junction temperatures of each switch for complete simulation time have been shown. The zoom-in waveforms at transitions and defined zones are given in Figs. 14 and 15, respectively. During the first transition given in Fig. 14(a) , the power losses of S 1 increases from 14.2 to 18.9 W, in order to reduce the losses of second one to 10.2 W. Overall, total power losses of the switches are increased by 0.7 W. The increased power loss of S 1 results in junction temperature rise from 72.5°C with thermal swing 8°C, to 94°C mean temperature with a thermal swing 10.5°C. Nevertheless, with the proposed control loop, the thermal stress on the degraded switch S 2 is reduced to 54°C mean temperature and the thermal swing to 5.2°C.
In Figs. 16 and 17 , the variations of the electrical and thermal parameters according to the controller output at various onstate resistances are presented for dc/dc and ac/dc two phase interleaved converter, respectively. These figures highlight the contribution of the proposed RUL extension algorithm. It is pertinent to note that in medium power ac/dc applications, the thermal swing caused by the alternating current is much higher than presented here. Thus, with the proposed RUL extender, the EOL of the degraded switch, and, thereby, the EOL of converter can be greatly extended.
V. EXPERIMENTAL RESULTS
The proposed RUL extension methods are demonstrated on a 350-W two-phase interleaved converter. The input inductors are 150 μH each. The phase currents are sensed through two shunt resistors. The voltages across the switches are sensed through the high-voltage blocking circuit given in Fig. 9 . The on-state resistance is measured continuously as explained in Section III-D4.a. As mentioned earlier, the junction temperature estimation can be avoided in constant current applications by establishing a reference look-up table at start up after steady state is achieved. This reference table is updated right after a significant change in on-state resistance is observed (>1mΩ). By doing this, a fair comparison of on-state resistances can be achieved. Furthermore, the overall increments in on-state resistances are recorded to adjust the power ratio among the interleaving legs. This method is valid for the proposed modified double loop controller and pulse-width adjustment methods. The only difference is the generation of the compensating duty ratio for one of the switches in the pulse-width adjustment method.
Similar to the simulations, resistance of a switch is abruptly changed in the experiments. This change is achieved by varying the gate-source voltage of one of the switches. Even though this does not represent a real-operating condition, it is an effective way to change the on-state resistance during the converter operation to test the dynamic response of the proposed controller. The current is swept at various gate-source voltages and corresponding on-state resistances are given in Fig. 18 . The currents given in the x-axis are applied as pulses not to heat up the junction. It should also be noted that the junction temperature and on-state resistance has nearly linear relationship. Even at different junction temperatures, the on-state resistance difference remains the same as the cause of this increment is the increased contact resistances.
In Fig. 19 , the results of the modified double-loop controller for a two-leg interleaved dc/dc converter are shown. The gatesource voltage of the first switch is kept at 14 V throughout the experiment. On the other hand, the voltage of the second switch is increased to 16 V, which increases the on-state resistance by 3.55 mΩ. After some time period, the gate-source voltage of the second switch is dropped back to 14 V. As seen from Fig. 19 , the modified double-loop controller adjusts current ratio among the interleaving legs according to the rule defined in (13) . As a result, power ratio of the first leg is increased to 59% from 50%, while second one is reduced to 41%. The zoom-in profiles verifies the ripple cancelation effect of the interleaved structure.
The total drawn power is 250 W, and the output current is constant throughout the experiments. When the currents are equally shared, the case temperatures rise up to 57°C as seen from Fig. 20(a) . When the on-state resistance of the second switch is increased, the reduced current causes the case temperature cool down to 48°C, while the increased losses on the first switch rises its case temperature to 69°C, as shown in Fig. 20(b) .
The experimental studies are conducted on the same setup to illustrate the operation in ac/dc interleaved converters. The drawn power under this test is 200 W fed by 120 V. The gatesource voltage of the first switch is changed to 16 and 18 V at certain time intervals, respectively. In this experiment, the pulsewidth adjustment method is realized. A compensating pulse is calculated and added to the duty ratio of the switch. The overall correction to the base duty cycle is then sustained by the closed PFC control loop. In Fig. 21(a) , the results are shown when V GS 1 is changed from 14 to 16 V, corresponding to an increase of 3.55-mΩ on-state resistance. In Fig. 21(b) , V GS 1 is changed from 14 to 18 V, causing 6.95 mΩ difference in on-state resistance. With using the pulse-adjustment method, the case temperature of the first switch is reduced from 49 to 43°C, while the second one is increased from 49 to 59°C as seen from Fig. 22 . The results verify the effectiveness of the pulse adjustment method in distributing the currents according to the changes in on-state resistance.
VI. CONCLUSION Incipient fault diagnostics and power converter RUL extension strategies are trending research topic for more reliable systems. Based on the findings in the recent literature, the fault precursors can be identified from the measurable quantities such as the on-state resistance variation in power MOSFETs and voltage drop across collector-emitter in IGBTs. This paper illustrated an active lifetime extension strategy for interleaved converters with an integrated RUL extension loop. The first proposed method measures and evaluates the fault precursors to adjust the currents references of each interleaving leg. The second proposed pulse-width adjustment method uses only one current feedback and current-control loop to adjust the thermal stress on the switches.
The proposed concepts are experimentally demonstrated on a 300-W two-leg interleaved converter. The increase in the on-state resistance is emulated by increasing the gate-source voltage of the switch. The results suggest that the overall lifetime of the power converter can be sufficiently extended by reducing the thermal stress on the degraded switch.
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